TUNING SLIDE

Cycles:1.4 BSim Speed:172.4 MCPSAvg Act Cores:1.00Instrs:1.3 BSim Speed:169.2 MIPSAvg Core IPC:0.98

Fast and Accurate Microarchitectural Simulation with ZSim

Daniel Sanchez, Nathan Beckmann, Anurag Mukkara, Po-An Tsai

MIT CSAIL

MICRO-48 Tutorial December 5, 2015







Agenda

8:30 – 9:10 Intro and Overview 9:10 – 9:25 Simulator Organization 9:25 – 10:00 Core Models 10:00 – 10:20 Break / Q&A 10:20 – 11:00 Memory System 11:00 – 11:20 Configuration and Stats 11:20 – 11:40 Validation 11:40 - 12:00 Q&A

Introduction and Overview





□ Current detailed simulators are slow (~200 KIPS)

- Current detailed simulators are slow (~200 KIPS)
- Simulation performance wall
 - More complex targets (multicore, memory hierarchy, ...)
 - Hard to parallelize

- Current detailed simulators are slow (~200 KIPS)
- Simulation performance wall
 - More complex targets (multicore, memory hierarchy, ...)
 - Hard to parallelize
- Problem: Time to simulate 1000 cores @ 2GHz for 1s at
 200 KIPS: 4 months

- Current detailed simulators are slow (~200 KIPS)
- Simulation performance wall
 - More complex targets (multicore, memory hierarchy, ...)
 - Hard to parallelize
- Problem: Time to simulate 1000 cores @ 2GHz for 1s at
 200 KIPS: 4 months
 - 200 MIPS: 3 hours

- Current detailed simulators are slow (~200 KIPS)
- Simulation performance wall
 - More complex targets (multicore, memory hierarchy, ...)
 - Hard to parallelize
- Problem: Time to simulate 1000 cores @ 2GHz for 1s at
 - 200 KIPS: 4 months
 - 200 MIPS: 3 hours
- Alternatives?
 - FPGAs: Fast, good progress, but still hard to use
 - Simplified/abstract models: Fast but inaccurate

ZSim Techniques

- □ Three techniques to make 1000-core simulation practical:
 - 1. Detailed DBT-accelerated core models to speed up sequential simulation
 - 2. Bound-weave to scale parallel simulation
 - Lightweight user-level virtualization to bridge user-level/fullsystem gap

ZSim Techniques

- □ Three techniques to make 1000-core simulation practical:
 - 1. Detailed DBT-accelerated core models to speed up sequential simulation
 - 2. Bound-weave to scale parallel simulation
 - Lightweight user-level virtualization to bridge user-level/fullsystem gap
- ZSim achieves high performance and accuracy:
 - Simulates 1024-core systems at 10s-1000s of MIPS
 - 100-1000x faster than current simulators
 - Validated against real Westmere system, avg error ~10%

This Presentation is Also a Demo!

- ZSim is simulating these slides
 - OOO Westmere cores running at 2 GHz
 - 3-level cache hierarchy
- Will illustrate other features as I present them



This Presentation is Also a Demo!

- ZSim is simulating these slides
 - OOO Westmere cores running at 2 GHz
 - 3-level cache hierarchy
- Will illustrate other features as I present them

Idle (< 0.1 cores active)

0.1 < cores active < 0.9

Busy (> 0.9 cores active)

Total cycles and instructions simulated (in billions)		s Curre	Current simulation speed and basic stats (updated every 500ms)		
Cycles:	1.4 B	Sim Speed:	172.4 MCPS	Avg Act Cores: 1.00	
Instrs:	1.3 B	Sim Speed:	169.2 MIPS	Avg Core IPC: 0.98	

This Presentation is Also a Demo!

- ZSim is simulating these slides
 - OOO Westmere cores running at 2 GHz
 - 3-level cache hierarchy
- Will illustrate other features as I present them



ZSim performance relevant when busy Running on 2-core laptop CPU @ 1.7 GHz ~12x slower than 16-core server @ 2.6 GHz

Idle (< 0.1 cores active)

0.1 < cores active < 0.9

Busy (> 0.9 cores active)



□ General execution-driven simulator:



General execution-driven simulator:



Emulation? (e.g., gem5, MARSSx86) **Instrumentation?** (e.g., Graphite, Sniper)

General execution-driven simulator:



Emulation? (e.g., gem5, MARSSx86) **Instrumentation?** (e.g., Graphite, Sniper)

Dynamic Binary Translation (Pin)

✓ Functional model "for free"
✗ Base ISA = Host ISA (x86)

General execution-driven simulator:



Emulation? (e.g., gem5, MARSSx86) **Instrumentation?** (e.g., Graphite, Sniper) Cycle-driven? Event-driven?

Dynamic Binary Translation (Pin)

✓ Functional model "for free"
➤ Base ISA = Host ISA (x86)

General execution-driven simulator:



Emulation? (e.g., gem5, MARSSx86) **Instrumentation?** (e.g., Graphite, Sniper)

Dynamic Binary Translation (Pin)

✓ Functional model "for free"
➤ Base ISA = Host ISA (x86)

Cycle-driven? Event-driven?

DBT-accelerated, instruction-driven core + Event-driven uncore

Outline

- Introduction
- Detailed DBT-accelerated core models
- Bound-weave parallelization
- Lightweight user-level virtualization

Accelerating Core Models

Shift most of the work to DBT instrumentation phase

Basic block



```
Instrumented basic block + Basic block descriptor
```

(%rbp),%rcx mov %rax,%rbx add %rdx, (%rbp) mov 40530a jа

```
Load(addr = (\$rbp))
     (%rbp),%rcx
mov
add %rax,%rdx
Store (addr = (\$rbp))
mov %rdx, (%rbp)
BasicBlock(BBLDescriptor)
ia 10840530a
```

 $\ln s \rightarrow \mu op$ decoding µop dependencies, functional units, latency Front-end delays

Accelerating Core Models

Shift most of the work to DBT instrumentation phase



11

Instruction-driven models: Simulate all stages at once for each instruction/µop

Accelerating Core Models

Shift most of the work to DBT instrumentation phase



11

Instruction-driven models: Simulate all stages at once for each instruction/µop

- Accurate even with OOO if instruction window prioritizes older instructions
- Faster, but more complex than cycle-driven

OOO core modeled and validated against Westmere



Main Features

Wrong-path fetches Branch Prediction

Front-end delays (predecoder, decoder) Detailed instruction to µop decoding

> Rename/capture stalls IW with limited size and width

Functional unit delays and contention Detailed LSU (forwarding, fences,...)

Reorder buffer with limited size and width

OOO core modeled and validated against Westmere



OOO core modeled and validated against Westmere

Fundamentally Hard to Model



Wrong-path execution

OOO core modeled and validated against Westmere

Fundamentally Hard to Model

Wrong-path execution

In Westmere, wrong-path instructions don't affect recovery latency or pollute caches Skipping OK



OOO core modeled and validated against Westmere

Fundamentally Hard to Model

Wrong-path execution

In Westmere, wrong-path instructions don't affect recovery latency or pollute caches Skipping OK

Not Modeled (Yet)

Rarely used instructions

BTB LSD TLBs



Single-Thread Accuracy

29 SPEC CPU2006 apps for 50 Billion instructions
 Real: Xeon L5640 (Westmere), 3x DDR3-1333, no HT
 Simulated: OOO cores @ 2.27 GHz, detailed uncore



8.5% average IPC error, max 26%, 21/29 within 10%

□ Host: E5-2670 @ 2.6 GHz (single-thread simulation)



□ Host: E5-2670 @ 2.6 GHz (single-thread simulation)



□ Host: E5-2670 @ 2.6 GHz (single-thread simulation)



□ Host: E5-2670 @ 2.6 GHz (single-thread simulation)



Outline

- Introduction
- Detailed DBT-accelerated core models
- Bound-weave parallelization
- Lightweight user-level virtualization

Parallelization Techniques

- Parallel Discrete Event Simulation (PDES):
 - Divide components across host threads
 - Execute events from each component maintaining illusion of full order


- Parallel Discrete Event Simulation (PDES):
 - Divide components across host threads
 - Execute events from each component maintaining illusion of full order



- Parallel Discrete Event Simulation (PDES):
 - Divide components across host threads
 - Execute events from each component maintaining illusion of full order



Skew < 10 cycles

- Parallel Discrete Event Simulation (PDES):
 - Divide components across host threads
 - Execute events from each component maintaining illusion of full order
 - ✓ Accurate
 - × Not scalable



Skew < 10 cycles

- Parallel Discrete Event Simulation (PDES): Host Host Thread O Thread 1 Divide components across host threads Mem 0 Execute events from each component 15 15 maintaining illusion of full order L3 Bank 0 L3 Bank ✓ Accurate 5 Skew < 10 cycles 5 × Not scalable Core Core 1
- Lax synchronization: Allow skews above inter-component latencies, tolerate ordering violations
 - ✓ Scalable
 - × Inaccurate

Path-altering interference

If we simulate two accesses out of order, their paths through the memory hierarchy change



Path-altering interference

If we simulate two accesses out of order, their paths through the memory hierarchy change



Path-altering interference

If we simulate two accesses out of order, their paths through the memory hierarchy change



Path-preserving interference

If we simulate two accesses out of order, their timing changes but their paths do not



Path-altering interference

If we simulate two accesses out of order, their paths through the memory hierarchy change



Path-preserving interference

If we simulate two accesses out of order, their timing changes but their paths do not



Accesses with path-altering interference with barrier synchronization every 1K/10K/100K cycles (64 cores):



Accesses with path-altering interference with barrier synchronization every 1K/10K/100K cycles (64 cores):



Path-altering interference extremely rare in small intervals

Accesses with path-altering interference with barrier synchronization every 1K/10K/100K cycles (64 cores):



- Path-altering interference extremely rare in small intervals
- □ Strategy:
 - Simulate path-preserving interference faithfully
 - Ignore (but optionally profile) path-altering interference

Bound-Weave Parallelization

- Divide simulation in small intervals (e.g., 1000 cycles)
- Two parallel phases per interval: Bound and weave

Bound-Weave Parallelization

Divide simulation in small intervals (e.g., 1000 cycles)
 Two parallel phases per interval: Bound and weave

Bound phase: Find paths

Weave phase: Find timings

Bound-Weave Parallelization

Divide simulation in small intervals (e.g., 1000 cycles)
 Two parallel phases per interval: Bound and weave

Bound phase: Find paths

Weave phase: Find timings

Bound-Weave equivalent to PDES for path-preserving interference

- 2-core host simulating
 4-core system
- 1000-cycle intervals



- 2-core host simulating
 4-core system
- 1000-cycle intervals
- Divide components among 2 domains



- 2-core host simulating
 4-core system
- 1000-cycle intervals
- Divide components among 2 domains



Host Thread 0

Host Thread 1

Host Time

- 2-core host simulating
 4-core system
- 1000-cycle intervals
- Divide components among 2 domains



 Bound Phase: Parallel simulation until cycle

 1000, gather access traces

 Host Thread 0
 Core 0
 Core 1

 Host Thread 1
 Core 3
 Core 2

Host Time

- 2-core host simulating
 4-core system
- 1000-cycle intervals
- Divide components among 2 domains





Weave Phase: Parallel event-driven simulation of gathered traces until actual cycle 1000

- 2-core host simulating 4-core system
- 1000-cycle intervals
- Divide components among 2 domains

1000, gather access traces

Core 0

Core 3

Host Thread O

Host Thread 1



Weave Phase: Parallel event-driven simulation of gathered traces until actual cycle 1000

Core 1

Core 2

Time

- 2-core host simulating 4-core system
- 1000-cycle intervals
- Divide components among 2 domains

1000, gather access traces

Core 0

Core 3

Core 1

Core 2

Host Thread 0

Host Thread 1



gathered traces until actual cycle 1000

Π.

(until cycle 2000)

Example: Bound Phase

Host thread 0 simulates core 0, records trace:



- Edges fix minimum latency between events
- Minimum L3 and main memory latencies (no interference)

Host threads simulate components from domains 0,1



□ Host threads only sync when needed

e.g., thread 1 simulates other events (not shown) until cycle 110, syncs
 Lower bounds guarantee no order violations















- Bound phase scales almost linearly
 - Using novel shared-memory synchronization protocol (later)
- Weave phase scales much better than PDES
 - Threads only need to sync when an event crosses domains
 - A lot of work shifted to bound phase

- Bound phase scales almost linearly
 - Using novel shared-memory synchronization protocol (later)
- Weave phase scales much better than PDES
 - Threads only need to sync when an event crosses domains
 - A lot of work shifted to bound phase
- Need bound and weave models for each component, but division is often very natural
 - e.g., caches: hit/miss on bound phase; MSHRs, pipelined accesses, port contention on weave phase

Bound-Weave Take-Aways

- Minimal synchronization:
 - Bound phase: Unordered accesses (like lax)
 - Weave: Only sync on actual dependencies

Bound-Weave Take-Aways

- Minimal synchronization:
 - Bound phase: Unordered accesses (like lax)
 - Weave: Only sync on actual dependencies
- □ No ordering violations in weave phase

Bound-Weave Take-Aways

- Minimal synchronization:
 - Bound phase: Unordered accesses (like lax)
 - Weave: Only sync on actual dependencies
- No ordering violations in weave phase
- Works with standard event-driven models
 e.g., 110 lines to integrate with DRAMSim2

Multithreaded Accuracy



- □ 11.2% avg perf error (not IPC), 10/23 within 10%
 - Similar differences as single-core results
□ Host: 2-socket Sandy Bridge @ 2.6 GHz (16 cores, 32 threads)



□ Host: 2-socket Sandy Bridge @ 2.6 GHz (16 cores, 32 threads)



□ Host: 2-socket Sandy Bridge @ 2.6 GHz (16 cores, 32 threads)



Host: 2-socket Sandy Bridge @ 2.6 GHz (16 cores, 32 threads)







Outline

- Introduction
- Detailed DBT-accelerated core models
- Bound-weave parallelization
- Lightweight user-level virtualization

Lightweight User-Level Virtualization

31

No 1Kcore OSs
 No parallel full-system DBT
 ZSim has to be user-level for now

Lightweight User-Level Virtualization

31

No 1Kcore OSs
 No parallel full-system DBT
 ZSim has to be user-level for now

Problem: User-level simulators limited to simple workloads

Lightweight user-level virtualization: Bridge the gap with full-system simulation

Simulate accurately if time spent in OS is minimal

Lightweight User-Level Virtualization

32

- Multiprocess workloads
- Scheduler (threads > cores)
- Time virtualization
- System virtualization
- Simulator-OS deadlock avoidance
- Signals
- ISA extensions
- Fast-forwarding

ZSim Limitations

- □ Not implemented yet:
 - Multithreaded cores
 - Detailed NoC models
 - Virtual memory (TLBs)

ZSim Limitations

- □ Not implemented yet:
 - Multithreaded cores
 - Detailed NoC models
 - Virtual memory (TLBs)
- Fundamentally hard:
 - Systems or workloads with frequent path-altering interference (e.g., fine-grained message-passing across whole chip)
 - Kernel-intensive applications

Summary

- Three techniques to make 1Kcore simulation practical
 - DBT-accelerated models: 10-100x faster core models
 - Bound-weave parallelization: ~10-15x speedup from parallelization with minimal accuracy loss
 - Lightweight user-level virtualization: Simulate complex workloads without full-system support
- ZSim achieves high performance and accuracy:
 Simulates 1024-core systems at 10s-1000s of MIPS
 Validated against real Westmere system, avg error ~10%

Simulator Organization





Main Components



- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock

- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock

- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock



- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock



- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock



- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock

```
./build/opt/zsim test.cfg
process0 = {
   command = "ls";
  };
process1 = {
   command = "echo foo";
  };
```



...

- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock

```
./build/opt/zsim test.cfg
process0 = {
   command = "ls";
  };
process1 = {
   command = "echo foo";
  };
```



- Most of zsim implemented as a pintool (libzsim.so)
- A separate harness process
 (zsim) controls simulation
 - Initializes global memory
 - Launches pin processes
 - Checks for deadlock

```
./build/opt/zsim test.cfg
process0 = {
   command = "ls";
};
process1 = {
   command = "echo foo";
};
```



- Pin processes communicate through a shared memory segment, managed as a single global heap
- All simulator objects must be allocated in the global heap

- Pin processes communicate through a shared memory segment, managed as a single global heap
- All simulator objects must be allocated in the global heap



Pin processes communicate through a shared memory segment, managed as a single global heap

All simulator objects must be allocated in the global heap



Pin processes communicate through a shared memory segment, managed as a single global heap

All simulator objects must be allocated in the global heap



Pin processes communicate through a shared memory segment, managed as a single global heap

All simulator objects must be allocated in the global heap



Global heap and libzsim.so code in same memory locations across all processes → Can use normal pointers & virtual functions

□ Globally-allocated objects: Inherit from GlobAlloc class SimObject : GlobAlloc { ...

□ Globally-allocated objects: Inherit from GlobAlloc class SimObject : GlobAlloc { ...

STL classes that allocate heap memory: Use g_stl variants g_vector<uint64_t> cacheLines;

□ Globally-allocated objects: Inherit from GlobAlloc class SimObject : GlobAlloc { ...

STL classes that allocate heap memory: Use g_stl variants g_vector<uint64_t> cacheLines;

C-style memory allocation (discouraged): gm_malloc, gm_calloc, gm_free, ...

Globally-allocated objects: Inherit from GlobAlloc class SimObject : GlobAlloc { ...

STL classes that allocate heap memory: Use g_stl variants g_vector<uint64_t> cacheLines;

C-style memory allocation (discouraged): gm_malloc, gm_calloc, gm_free, ...

Declare globally-scoped variables under struct zinfo


















Thanks For Your Attention!

Questions?





Backup Slides





Single-Thread Accuracy: Traces

116



Single-Thread Accuracy: Traces



Motivation

□ Timeline:

- 2008: Decide to study 1K-core systems for my Ph.D. thesis
- 2009: Try every sim out there, none fast enough
 - Got M5+GEMS to 512 threads [ASPLOS 2010], barely usable
- 2010: Start developing ZSim [ZCache, MICRO 2010]
- 2011: Make ZSim flexible, scalable, develop detailed models, other groups start using it
- 2012: Let's publish a paper and release it...
- ZSim design approach:
 - Make judicious tradeoffs to achieve detailed 1K core sims efficiently
 - Verify that those tradeoffs result in minor inaccuracies
 - Disclaimer: Not a silver bullet & tradeoffs may not be accurate for your target system; you should validate the tradeoffs!

Instruction-Driven Timing Models

- Cycle/event-driven models: Simulate all stages cycle by cycle
- Instruction-driven models: Simulate all stages at once for each ins/uop



- Each stage has separate clocks
- Ordered queues (FetchQ, UopQ, LoadQ, StoreQ, ROB) model feedback loops between stages
- Issue window tracks cycles each FU is used to determine dispatch cycle
- **Even with OOO, accurate if:**
 - 1. IW prioritizes older uops (OK)
 - uop exec times not affected by newer uops (OK except mem uops, ignore for now)
- \checkmark Instr code drives directly
- ✓ DBT can accelerate better
- × Harder to develop

DBT-based Acceleration

With instruction-driven models, can push most overheads into instrumentation phase

Original code (1 basic block)



Instrumented code

jne 10840530a

Load(addr = -0x38(%rbp)) mov -0x38(%rbp),%rcx lea -0x2040(%rbp),%rdx add %rax,%rdx mov %rdx,-0x2068(%rbp) Store(addr = -0x2068(%rbp)) cmp \$0x1fff,%rax BasicBlock(DecodedBBL)

Basic block descriptor

Predecoder/decoder delays Instruction to uop fission Instruction fusion Uop dependencies, latency, ports

Туре	Src1	Src2	Dst1	Dst2	Lat	PortMsk	
Load	rbp		rcx			001000	
Exec	rbp		rdx		3	110001	
Exec	rax	rdx	rdx	rflgs	1	110001	
StAddr	rbp		SO		1	000100	
StData	rdx	SO				000010	
Exec	rax	rip	rip	rflgs	1	000001	

Parallelization Techniques

Parallel Discrete Event Simulation (PDES):

Thread O

Mem 0

5

Core 0

10

15

Thread 1

15

10

5

Core 1

L3 Bank 0<mark>¦</mark>L3 Bank [·]

Divide components across threads Execute events from each component maintaining illusion of full order

Pessimistic PDES: Keep skew between threads below inter-component latency

Optimistic PDES: Speculate & roll back on ordering violations

Lax synchronization: Allow skews above inter-component latencies, tolerate ordering violations ✓ Scalable

- - × Inaccurate

 \checkmark Accurate **×** Scales poorly

121

✓ Simple

× Excessive sync

✓ Less sync

× Heavyweight

Bound-Weave Parallelization

- Divide simulation in small intervals (e.g., 1000 cycles)
- Two parallel phases per interval: Bound and weave
- Bound phase:



Weave phase: Events spread across two threads



- Crossing events (*) to only synchronize when needed
 - e.g., thread 1 reaches cycle 110, "L3b0 @ 80" not done → checks thread 0's progress, requeues itself later
 - Other synchronization-avoiding mechanisms in paper

Bound-Weave Example

Delays propagate across crossings:



□ Events are lower-bounded → No ordering violations
✓ Works with standard event-driven models!
□ e.g., 110 lines of code to integrate with DRAMSim2